module MUX_32to1 (D, S, Y);
	input [31:0] D;
	input [4:0] S;
	output Y;
	reg Y;
	
	always @*
	begin
		Y<=D[S];
	end
endmodule